


SiC MOSFET(1200V) : Infineon IMB120R078M2H Overview, Structure, and Process Analysis Reports



Package



SiC MOSFET

Report summary

In January 2024, Infineon announced a new 2nd generation (Gen 2) CoolSiC process technology, 1200V SiC MOSFET (M2H) product (web page). LTEC released the following three analysis reports on this new Gen 2 transistors. (1) Product overview report (2) Structure analysis report, and (3) Process flow analysis report.

The characteristics of the 1200V transistor used in Infineon CoolSiC have evolved in the approximately six years since Gen 1 in 2017 to Gen 2. This report gives insights on Infineon's approach and strategy for the development of advanced SiC MOSFETs.

Product specifications/features

Product: IMBG120R078M2H 1200V, 29A, 78.1mΩ. Released: January 2024.

Reports Contents/Overview of Results (Table o Contents P.2, P.4 and P.6)

1. Overview analysis report (17 pages)

- Package and die observation, size measurements
- SiC MOSFET cross-sectional analysis: cell part dimensions, epi structure, thicknesses

2. Structure analysis Report (72 pages)

- Packaging/mounting technology: Ultra-thin die attach using .XT technology.
- Structural comparison with Gen 1+ CoolSiC (M1H) products: Shrunk transistor cell size.
- TEM observation of gate insulating film.
- Includes the contents of the above Overview analysis report

3. Process analysis Report (48 pages)

- Achieves specific on-resistance $RON_{xAA}=180m\Omega \cdot mm^2$, ~18% lower than other companies' 4th generation. RON_{xAA} reduction compared to CoolSiC Gen 1+ M1H technology.
- The channel carrier mobility is 3 to 4 times higher than that of competitors' SiC transistors.
- Low RON temperature dependence inferred to correlate with low SiC/SiO₂ interface traps.
- N-epi (drift) impurity concentration profile extraction. Estimated to include redesign and high concentration CSL (current spreading layer).

Please contact us for report pricing

① Excerpt from Overview analysis report (1)

Content		Page	
1	Summary of analysis results		
1-1.	Executive summary	...	3
1-2	Device summary	...	4
1-3	Device structure : SiC MOSFET	...	5
2	Package analysis		
2-1.	External appearance	...	8
2-2.	Mounted die	...	9
3	SiC MOSFET Structure analysis		
3-1.	Planar structural analysis (OM)	...	11
3-2.	Cell array cross-sectional structure analysis (SEM)	...	12
3-3.	Die outer periphery cross-sectional structure analysis(SEM)	...	13
4	Comparison of CoolSiC 1st generation and 2nd generation technologies	...	15



② Excerpt from Structure analysis report (1)

Content	Page
1 Device summary	
Table1-1: Device summary	... 3
1-1. Summary of analysis results	... 4
Table1-2: Device structure : SiC MOSFET	... 5
Table1-3: Device structure : Layers material and thickness	... 6
Table1-4: Device structure : Package structure overview	... 7
2 Package analysis	
2-1. External appearance	... 9-11
2-2. Mounted die	... 12
2-3. Package cross-sectional structure analysis	... 13-24
3 SiC MOSFET Structure analysis	
3-1. Planar structural analysis (OM)	... 26-41
3-2. Planar structural analysis (SEM)	... 42-50
3-3. Cell array cross-sectional structure analysis (SEM)	... 51-59
3-4. Die outer periphery cross-sectional structure analysis(SEM)	... 60-68
3-5. Gate electrode pad section cross-sectional structure (SEM)	... 69-70
4 TEM Structure analysis	... 71-76
5 SiC MOSFET die backside structure analysis	... 77-79

② Excerpt from Structure analysis report (2)

Table1-3: Device structure : Layers material and thickness

Description	Thickness	Material	Properties
Wafer type/configuration (Bulk, Epi)	109μm	SiC	Crystal Orientation: NE
N-epi layer			
N Buffer layer			
P diffusion			
N+ diffusion			
Gate electrode			
Gate dielectric			
Field Oxide			
Silicide layer			
Source barrier metal			
Source metal			
ILD (Gate-Metal)			
Passivation layer			
Protection layer			
Die backside metal			



Transistor Cell SEM observation




Fig. Die periphery cross-sectional SEM image

③ Excerpt from Process analysis report (1)

Content	Page
1	INFINEON 1200V CoolSiC SiC-MOSFET IMBG120R078M2H: Executive summary ... 3
1-1.	Characteristics comparison between INFINEON, ROHM and Wolfspeed 1200V SiC-MOSFETs ... 4
1-2.	SiC-MOSFET whole die ... 5
1-3.	Die edge observation ... 6
1-4.	Device structure: SiC-MOSFET ... 7
	SiC MOSFET cell array cross-sectional SEM view
	SiC MOSFET cell schematic cross-sectional view
1-5	Device structure: On the crystallographic plane orientation of SiC MOSFET channel ... 8
1-6	SiC MOSFET cell observation ... 9-13
1-7	Planar structural analysis (SEM): Die corner ... 14
1-8	SiC MOSFET configuration and layout ... 15-16
2	INFINEON 1200V CoolSiC IMBG120R078M2H: Summary of analysis results
	Table 1 Device structure: SiC-MOSFET ... 17
	Table 2. SiC-MOSFET structure : Layers materials/film thicknesses ... 18
3	Manufacturing process flow ... 19
3-1.	SiC-MOSFET front-end wafer process flow (estimated) ... 20
3-2.	Cross-sectional schematic views of SiC-MOSFET process sequence ... 21-24
4	Electrical characteristics evaluation ... 25
4-1.	SiC-MOSFET Id-Vds characteristics and RON temperature dependence ... 26-27
4-2.	Off-state drain current vs. drain voltage (Vds) with device temperature as a parameter and activation energy (Ea) ... 28
4-3	Comparison of leakage current between manufacturers ... 29
4-4.	Off-state breakdown voltage BVdss characteristic ... 30
4-5.	Gate leakage current Igss characteristic ... 31
4-6	Body diode characteristic ... 32
4-7.	Capacitances (Ciss, Coss, Crss)-Vds characteristics ... 33
4-8.	Device structure and electrical properties analysis: ON resistance ... 34-36
4-9.	N-epi layer impurity concentration analysis ... 37
4-10.	Device structure and electrical properties analysis: Breakdown voltage ... 38
5	INFINEON's 1200V CoolSiC MOSFETs: evolution and characteristics comparison ... 39-44
6	Related references ... 45
7	Related patents ... 46-48

